当前位置:首页 > EDA > 电子设计自动化
[导读]Automated DDR3 Analysis Quantum-SI 2008.04 automates signal integrity and timing analysis of DDR3 interfaces. Enhancements include new DDR3-specific waveform quality checks and modeling of dynam

Automated DDR3 Analysis 
 
Quantum-SI 2008.04 automates signal integrity and timing analysis of DDR3 interfaces.  Enhancements include new DDR3-specific waveform quality checks and modeling of dynamic timing behaviors (write and read-leveling).  Quantum-SI simplifies the process of perform pre- and post-route DDR3 design analysis,  allowing designers to quickly establish their design's operating timing and voltage margins. 

DDR3 Signal Integrity Enhancements

The JEDEC DDR3 specification (JESD79-3A) defines a new waveform quality parameter, Time Beyond VAC, or TVAC.  This parameter defines the length of time a signal must spend beyond the AC thresholds in order for a transition to be considered valid.  This time is dependent on the slew rate of the signal at the receiver input. 

 
Ref: JESD79-3A, Page 162, Figure 101

Quantum-SI 2008.04 adds parameters the IBIS model that allow Quantum-SI to automatically determine whether TVAC requirements are being violated during waveform processing.  Violations are automatically flagged and included in the Waveform and Timing report.  Violations may also be annotated directly onto waveforms in the SiViewer simulation results display.

DDR3 Timing Analysis Enhancements

Quantum-SI 2008.04 supports two different types of timing models for DDR3 controllers:

Programmable timing models allow the user to directly control timing between CK and DQ/DQS on a per-lane basis.  These models are used to represent controllers that do not implement training sequences and do not perform automatic write-leveling.  The timing model in Quantum-SI is set up with the same tap offsets programmed in the actual system, and Quantum-SI performs integrated signal integrity and timing analysis to predict the system's operating margins. 

Dynamic timing models are used for controllers that support automatic write leveling.  The timing model describes the controller's ability to adjust its output timing, listing minimum / maximum adjustments and tap resolution.  Quantum-SI combines this information with the results of SI simulations to determine the design's optimal design margins (based on infinite tap resolution) and actual design margins (based on the controller's actual capabilities and tap resolution).  Quantum-SI also predicts which tap settings the design will use during actual operation.   The resulting information is output in the Waveform and Timing report, as shown below.


Users can utilize this new section of the Waveform and Timing report even if they aren't using a device with programmable output timing.  Quantum-SI always computes and displays the optimal timing shift for centering design margins, even when the driving device doesn't have adjustable output timing.  Designers can use this information to implement a timing shift using PCB etch to center design setup/hold margins.   Thus, this new report can be used to drive post-route timing adjustments for designs other than DDR3 interfaces.

DDR3 Design Kits

Architectural Design Kits are available for both registered and unbuffered DDR3 implementations. These kits are free to Quantum-SI users under maintenance and can be obtained through regular support channels.  Implementation kits are available for select controllers and memory configurations, and customized kits can be developed on demand. For more information on DDR3 Implementation kits, please contact your SiSoft Sales Representative.

SiViewer Enhancements

Waveform Violation Integration

Waveform violations flagged by the Quantum-SI engine during waveform processing can now be annotated directly on the waveform display. Users can control which classes of violations are annotated under "Display Preferences / Violations". More information about a specific waveform violation can be obtained by positioning the cursor over one of the violation markers, which causes the violation details to be displayed in a pop-up window, as shown below: 
 

S-Parameter Display Improvements

SiViewer can directly open S-parameter files and display the data.  The 2008.04 release includes numerous display and robustness improvements, including the ability to display results for sparsely populated S-parameter data sets.

Eye Mask Library

A library of standard eye masks is now included with SiViewer, which allows masks to be selected from a drop-down menu.  Users can quickly customize and add their own definitions to the eye mask library, which includes support for both simple and advanced compliance masks.
 

Split View in Eye and FFT Modes

Eye diagram and Fast-Fourier Transform (FFT) display modes can now be displayed in a side-by-side format, in addition to displaying regular waveform data in a side-by-side format.
 

Export Waveforms in .CSV format

Data can now be exported from the waveform display to an external file in .CSV format.  This allows SiViewer to be used for cropping, scaling and shifting waveform data, then saving resulting waveforms to an external file, either for subsequent processing or for display at a later date.

Cadence Simulation Output (.sim) File Support

SiViewer now directly reads waveform output from Cadence Design Systems PCB SI tools (.sim files). This simplifies the process of comparing and correlating simulation results between tools.

Improved CAD support

Quantum-SI's integration with different CAD systems has been improved in the 2008.04 release. Split plane information is now imported from BoardStation and PADS databases (split plane import from Allegro was already supported). Quantum-SI produces a report that lists where traces cross various layout features (splits, other traces, via anti-pads). Post-layout simulations in Quantum-SI vary trace models based on changes in the cross-section along the length of the trace.

Quantum-SI 2008.04 includes improved package import from Allegro.  Package designs using wire bonds can be linked into multi-board analysis setups and Quantum-SI will automatically create a simulation model for the wirebond from information in the Allegro database.

Panning in Schematic Editor

Continuous panning is now available in the schematic editor by holding down the middle mouse button.  This change makes Quantum-SI panning consistent with the way panning is performed in most other tools. 

Unified Installer, Updated Licensing

The 2008.04 software installer includes Quantum-SI, standalone SiViewer and Quantum-Channel Designer.  The standalone version of SiViewer has been updated to use a Quantum-SI viewer license when no standalone SiViewer licenses are available.  This allows users with Quantum-SI 300 seats (which include multiple viewer licenses) to run SiViewer separately to view Quantum-SI results, view S-parameter data, or display HSPICE (.tr0) simulation results.

本站声明: 本文章由作者或相关机构授权发布,目的在于传递更多信息,并不代表本站赞同其观点,本站亦不保证或承诺内容真实性等。需要转载请联系该专栏作者,如若文章内容侵犯您的权益,请及时联系本站删除。
换一批
延伸阅读

9月2日消息,不造车的华为或将催生出更大的独角兽公司,随着阿维塔和赛力斯的入局,华为引望愈发显得引人瞩目。

关键字: 阿维塔 塞力斯 华为

加利福尼亚州圣克拉拉县2024年8月30日 /美通社/ -- 数字化转型技术解决方案公司Trianz今天宣布,该公司与Amazon Web Services (AWS)签订了...

关键字: AWS AN BSP 数字化

伦敦2024年8月29日 /美通社/ -- 英国汽车技术公司SODA.Auto推出其旗舰产品SODA V,这是全球首款涵盖汽车工程师从创意到认证的所有需求的工具,可用于创建软件定义汽车。 SODA V工具的开发耗时1.5...

关键字: 汽车 人工智能 智能驱动 BSP

北京2024年8月28日 /美通社/ -- 越来越多用户希望企业业务能7×24不间断运行,同时企业却面临越来越多业务中断的风险,如企业系统复杂性的增加,频繁的功能更新和发布等。如何确保业务连续性,提升韧性,成...

关键字: 亚马逊 解密 控制平面 BSP

8月30日消息,据媒体报道,腾讯和网易近期正在缩减他们对日本游戏市场的投资。

关键字: 腾讯 编码器 CPU

8月28日消息,今天上午,2024中国国际大数据产业博览会开幕式在贵阳举行,华为董事、质量流程IT总裁陶景文发表了演讲。

关键字: 华为 12nm EDA 半导体

8月28日消息,在2024中国国际大数据产业博览会上,华为常务董事、华为云CEO张平安发表演讲称,数字世界的话语权最终是由生态的繁荣决定的。

关键字: 华为 12nm 手机 卫星通信

要点: 有效应对环境变化,经营业绩稳中有升 落实提质增效举措,毛利润率延续升势 战略布局成效显著,战新业务引领增长 以科技创新为引领,提升企业核心竞争力 坚持高质量发展策略,塑强核心竞争优势...

关键字: 通信 BSP 电信运营商 数字经济

北京2024年8月27日 /美通社/ -- 8月21日,由中央广播电视总台与中国电影电视技术学会联合牵头组建的NVI技术创新联盟在BIRTV2024超高清全产业链发展研讨会上宣布正式成立。 活动现场 NVI技术创新联...

关键字: VI 传输协议 音频 BSP

北京2024年8月27日 /美通社/ -- 在8月23日举办的2024年长三角生态绿色一体化发展示范区联合招商会上,软通动力信息技术(集团)股份有限公司(以下简称"软通动力")与长三角投资(上海)有限...

关键字: BSP 信息技术
关闭
关闭