当前位置:首页 > 工业控制 > 电子设计自动化
[导读]Ingenient和TI合作的便携式媒体播放器(PMP)设计解决方案采用基于DaVinci技术的处理器TMS320DM644x,提供高效率高质量的多媒体,适用于高端数字媒体产品.解决方案还包括TI的AIC33立体声编译码器(CODEC),TVP5160视频译码

Ingenient和TI合作的便携式媒体播放器(PMP)设计解决方案采用基于DaVinci技术的处理器TMS320DM644x,提供高效率高质量的多媒体,适用于高端数字媒体产品.解决方案还包括TI的AIC33立体声编译码器(CODEC),TVP5160视频译码器和TPS62/TPS76系列电源调整器.

Portable Media Player Based on DaVinci™Technology
Today, portable media player (PMP) functionality has become a must-have for portable DTV receivers used in DVB-H/T, ISDB-T, T-DMB and VOD products.

Ingenient has been at the forefront of this requirement by enabling various leading companies to introduce successful battery-powered PMPs into today’s marketplace.As a primary solution provider, Ingenient offers complete solutions that facilitate extensive digital movie, music and photo playback and recording.

The MP512x-PMP-DM644x product design solution utilizes the TMS320DM644x processor based on DaVinci™ technology. This solution provides power-efficient, high-quality multimedia, giving Ingenient’s customers the capability to make highend digital media products without sacrificing portability or power. The solution also includes TI AIC33 stereo codec, TVP5160 video decoder and TPS62/TPS76 series power regulations.

下图为PMP方框图:



功能描述:

User-friendly graphical interface for easy operation

Record video and synchronized audio directly from TV, VCR, DVD player or video camera

plus still images

Record audio directly from any stereo or mono audio source including microphone

Download and store digital video, audio and images from PC over USB 2.0 or 802.11 b/g

Play movies on an integral LCD screen and headphones or on a TV monitor and speakers

Display photos with or without music in still or Photo Show mode

View and record DVB-H, T-DMB or ISDB-T broadcast content

Personal navigation and broadcast content viewing.
所选用的元件:

TMS320DM644x processor

TLV320AIC33 (audio codec)

TVP5160 (video codec)

TPS62xxx (power regulators)

TPS76xxx (power regulators)

开发板:

MP4900-BRD-DM644x-10
Schematics
Gerber files

软件:

Multimedia framework
Integrated multimedia operational modes and functions
Operating systems
WinCE 5.0
Linux 2.6.15
Video pre/post processing
Audio equalization and audio post processing
Audio/video/communications hardware drivers
AIC33
TVP5160
USB 2.0 Host/Client
LAN
802.11g
Video codecs
H.264
MPEG4 SP/ASP
MPEG2
MPEG1
DivX (home theater profile)
XviD
Windows Media® Video 7/8/9
Audio codecs
Dolby digital (AC-3)
MPEG2 AAC LC
MPEG4 AAC LC
MPEG4 AAC HE (version 1.0 and 2.0)
MPEG1/2 layer 1 and 2
MPEG1/2 layer 3 (including MP3 2.5)
Windows Media® Audio
Ogg Vorbis
Speech codecs
G.711
G.722/722.1
G.723.1
G.726
G.729AB
GSM-AMR

人门文件:

API manuals
User guides
Example code
Release notes
Email/phone support
Ingenient Services
Integration
Customization
Solution design

下面是TMS320DM6443的性能介绍:

The TMS320DM6443 (also referenced as DM6443) leverages TIs Davinci™ technology to meet the networked media encode and decode application processing needs of next-generation embedded devices.

The DM6443 enables OEMs and ODMs to quickly bring to market devices featuring robust operating systems support, rich user interfaces, high processing performance, and long battery life through the maximum flexibility of a fully integrated mixed processor solution.
The dual-core architecture of the DM6443 provides benefits of both DSP and Reduced Instruction Set Computer (RISC) technologies, incorporating a high-performance TMS320C64x+ DSP core and an ARM926EJ-S MPU core.

The ARM926EJ-S is a 32-bit RISC processor core that performs 32-bit or 16-bit instructions and processes 32-bit, 16-bit, or 8-bit data. The core uses pipelining so that all parts of the processor and memory system can operate continuously.

The ARM core incorporates:

A coprocessor 15 (CP15) and protection module

Data and program Memory Management Units (MMUs) with table look-aside buffers.

Separate 16K-byte instruction and 8K-byte data caches. Both are four-way associative with virtual index virtual tag (VIVT).

The TMS320C64x+ DSPs are the highest-performance fixed-point DSP generation in the TMS320C6000™ DSP platform. It is based on an enhanced version of the second-generation high-performance, advanced very-long-instruction-word (VLIW) architecture developed by Texas Instruments (TI), making these DSP cores an excellent choice for digital media applications. The C64x is a code-compatible member of the C6000 DSP platform. The TMS320C64x+ DSP is an enhancement of the C64x+ DSP with added functionality and an expanded instruction set.

Any reference to the C64x DSP or C64x CPU also applies, unless otherwise noted, to the C64x+ DSP and C64x+ CPU, respectively.
With performance of up to 4752 million instructions per second (MIPS) at a clock rate of 594 MHz, the C64x+ core offers solutions to high-performance DSP programming challenges. The DSP core possesses the operational flexibility of high-speed controllers and the numerical capability of array processors. The C64x+ DSP core processor has 64 general-purpose registers of 32-bit word length and eight highly independent functional units—two multipliers for a 32-bit result and six arithmetic logic units (ALUs). The eight functional units include instructions to accelerate the performance in video and imaging applications. The DSP core can produce four 16-bit multiply-accumulates (MACs) per cycle for a total of 2376 million MACs per second (MMACS), or eight 8-bit MACs per cycle for a total of 4752 MMACS. For more details on the C64x+ DSP, see the TMS320C64x/C64x+ DSP CPU and Instruction Set Reference Guide (literature number SPRU732).

The DM6443 also has application-specific hardware logic, on-chip memory, and additional on-chip peripherals similar to the other C6000 DSP platform devices. The DM6443 core uses a two-level cache-based architecture. The Level 1 program cache (L1P) is a 256K-bit direct mapped cache and the Level 1 data cache (L1D) is a 640K-bit 2-way set-associative cache. The Level 2 memory/cache (L2) consists of an 512K-bit memory space that is shared between program and data space. L2 memory can be configured as mapped memory, cache, or combinations of the two.



来源:零八我的爱0次

本站声明: 本文章由作者或相关机构授权发布,目的在于传递更多信息,并不代表本站赞同其观点,本站亦不保证或承诺内容真实性等。需要转载请联系该专栏作者,如若文章内容侵犯您的权益,请及时联系本站删除。
换一批
延伸阅读

9月2日消息,不造车的华为或将催生出更大的独角兽公司,随着阿维塔和赛力斯的入局,华为引望愈发显得引人瞩目。

关键字: 阿维塔 塞力斯 华为

加利福尼亚州圣克拉拉县2024年8月30日 /美通社/ -- 数字化转型技术解决方案公司Trianz今天宣布,该公司与Amazon Web Services (AWS)签订了...

关键字: AWS AN BSP 数字化

伦敦2024年8月29日 /美通社/ -- 英国汽车技术公司SODA.Auto推出其旗舰产品SODA V,这是全球首款涵盖汽车工程师从创意到认证的所有需求的工具,可用于创建软件定义汽车。 SODA V工具的开发耗时1.5...

关键字: 汽车 人工智能 智能驱动 BSP

北京2024年8月28日 /美通社/ -- 越来越多用户希望企业业务能7×24不间断运行,同时企业却面临越来越多业务中断的风险,如企业系统复杂性的增加,频繁的功能更新和发布等。如何确保业务连续性,提升韧性,成...

关键字: 亚马逊 解密 控制平面 BSP

8月30日消息,据媒体报道,腾讯和网易近期正在缩减他们对日本游戏市场的投资。

关键字: 腾讯 编码器 CPU

8月28日消息,今天上午,2024中国国际大数据产业博览会开幕式在贵阳举行,华为董事、质量流程IT总裁陶景文发表了演讲。

关键字: 华为 12nm EDA 半导体

8月28日消息,在2024中国国际大数据产业博览会上,华为常务董事、华为云CEO张平安发表演讲称,数字世界的话语权最终是由生态的繁荣决定的。

关键字: 华为 12nm 手机 卫星通信

要点: 有效应对环境变化,经营业绩稳中有升 落实提质增效举措,毛利润率延续升势 战略布局成效显著,战新业务引领增长 以科技创新为引领,提升企业核心竞争力 坚持高质量发展策略,塑强核心竞争优势...

关键字: 通信 BSP 电信运营商 数字经济

北京2024年8月27日 /美通社/ -- 8月21日,由中央广播电视总台与中国电影电视技术学会联合牵头组建的NVI技术创新联盟在BIRTV2024超高清全产业链发展研讨会上宣布正式成立。 活动现场 NVI技术创新联...

关键字: VI 传输协议 音频 BSP

北京2024年8月27日 /美通社/ -- 在8月23日举办的2024年长三角生态绿色一体化发展示范区联合招商会上,软通动力信息技术(集团)股份有限公司(以下简称"软通动力")与长三角投资(上海)有限...

关键字: BSP 信息技术
关闭
关闭