当前位置:首页 > 电源 > 数字电源
[导读]CS8422是24位高性能多格式数字音频接收器,接口标准包括EIAJ CP1201, IEC-60958, AES3和S/PDIF,串行音频输出可设定为24/20/18/16位字长,数据输入可高达24位长.输入和输出数据可以和外接时钟是异步或同步,动态范围140d

CS8422是24位高性能多格式数字音频接收器,接口标准包括EIAJ CP1201, IEC-60958, AES3和S/PDIF,串行音频输出可设定为24/20/18/16位字长,数据输入可高达24位长.输入和输出数据可以和外接时钟是异步或同步,动态范围140dB,THD+N为-120dB,模拟电源3.3V,数字接口1.8V到5.0V.主要用在家庭影院系统,电视,媒体中心,混响和效果处理器,多轨录音机和PC声卡.

24-bit, 192-kHz, Asynchronous Sample Rate Converter with Integrated Digital Audio Interface Receive
r The CS8422 is a 24-bit, high-performance, monolithic CMOS stereo asynchronous sample rate converter with an integrated digital audio interface receiver that decodes audio data according to the EIAJ CP1201, IEC-60958, AES3, and S/PDIF interface standards.

Audio data is input through the digital interface receiver or a 3-wire serial audio input port. Audio is output through one of two 3-wire serial audio output ports. Serial audio data outputs can be set to 24, 20, 18, or 16-bit word-lengths. Data into the digital interface receiver and serial audio input port can be up to 24-bits long. Input and output data can be completely asynchronous, synchronous to an external clock through XTI, or synchronous to the recovered master clock.

The CS8422 can be controlled through the control port in Software Mode or in a Stand-Alone Hardware Mode. In Software Mode, the user can control the device through an SPI or I²C control port.

Target applications include digital recording systems (DVD-R/RW, CD-R/RW, PVR, DAT, MD, and VTR), digital mixing consoles, high-quality D/A, effects processors, computer audio systems, and automotive audio systems.

The CS8422 is available in a space-saving QFN package in both Commercial (-40℃ to +85℃) and Automotive (-40℃ to +105℃) grades. The CDB4822 is also available for device evaluation and implementation suggestions.

CS8422主要特性:

Sample Rate Converter Features

140 dB Dynamic Range

-120 dB THD+N

No External Master Clock Required

Supports Sample Rates up to 211 kHz

Input/Output Sample Rate Ratios from 6:1 to 1:6

Master Mode Master Clock/Sample Rate Ratio Support: 64, 96, 128, 192, 256, 384, 512, 768, 1024

16, 18, 20, or 24-bit Data I/O

Dither Automatically Applied and Scaled to Output Resolution

Multiple Device Outputs are Phase Matched

Digital Audio Interface Receiver Features

Complete EIAJ CP1201, IEC-60958, AES3, S/PDIF Compatible Receiver

28 kHz to 216 kHz Sample Rate Range

2:1 Differential AES3 or 4:1 S/PDIF Input Mux

De-emphasis Filtering for 32 kHz, 44.1 kHz, and 48 kHz

Recovered Master Clock Output: 64 x Fs, 96 x Fs, 128 x Fs, 192 x Fs, 256 x Fs,384 x Fs, 512 x Fs, 768 x Fs, 1024 x Fs

49.152 MHz Maximum Recovered Master Clock Frequency

Ultralow-jitter Clock Recovery

High Input Jitter Tolerance

No External PLL Filter Components Required

Selectable and Automatic Clock Switching

AES3 Direct Output and AES3 TX Passthrough

On-chip Channel Status Data Buffering

Automatic Detection of Compressed Audio Streams

Decodes CD Q Sub-Code

System Features

SPI™ or I²C™ Software Mode and Stand-Alone Hardware Mode

Flexible 3-wire Digital Serial Audio Input Port

Dual Serial Audio Output Ports with Independently Selectable Data Paths

Master or Slave Mode Operation for all Serial Audio Ports

Time Division Multiplexing (TDM) Mode

Integrated Oscillator for use with External Crystal

Four General-purpose Output Pins (GPO)

+3.3 V Analog Supply (VA)

+1.8 V to 5.0 V Digital Interface (VL)

Space-saving 32-pin QFN Package

图1. CS8422方框图

图2.CS8422软件模式连接框图

图3.CS8422硬件模式连接框图

图4.CS8422硬件模式时钟路径图

CS8422评估板CDB8422

Using the CDB8422 evaluation board is an ideal way to evaluate the CS8422. Use of the board requires a digital signal source, an analyzer, and a power supply. A Windows PC-compatible computer is also required if using software mode to configure the CDB8422.

S/PDIF and AES3/EBU input connections are made via RCA phono, optical, or XLR connectors to the CS8422. S/PDIF output connections are made via RCA phono or optical connectors from the CS8406 (S/PDIF Tx). System timing can be provided by a S/PDIF or AES3/EBU input signal, by the CS8422 with supplied master clock, or by an I/O stake header with a DSP connected.

The provided Windows-based software GUI makes configuring the CDB8422 easy. The software communicates through the PC’s USB port to configure the board so that all features of the CS8422 can be evaluated.

The board may also be configured without a PC connection by using hardware switches; however, not all configurations of the CDB8422 are possible in hardware mode.

CS8422评估板CDB8422主要特性:

IEC-60958, AES3/EBU, S/PDIF Inputs

– Single-Ended Inputs via Optical and RCA Input Jacks

– Differential Inputs via XLR Input Jack

S/PDIF Outputs

– Optical and RCA Output Jacks

– CS8406 Digital Audio Transmitter

I/O Stake Headers

– External Control Port Accessibility

– External Serial Audio I/O Accessibility

3.3 V Logic Interface

Powered by Single External Power Supply or PC USB Port Connection

H/W Control via DIP Switches

FlexGUI S/W Control - Windows® Compatible

– Pre-Defined & User-Configurable Scripts

图5.评估板CDB8422方框图
[!--empirenews.page--]
图6.评估板CDB8422电路图(1): CS8422 & XTI

图7.评估板CDB8422电路图(2): RF输入

图8.评估板CDB8422电路图(3):PCM输入插头

图9.评估板CDB8422电路图(4): HW模式控制

图9.评估板CDB8422电路图(5):FPGA

图10.评估板CDB8422电路图(6): MCLK指向

图11.评估板CDB8422电路图(7): 串行音频1输出插头[!--empirenews.page--]

图12.评估板CDB8422电路图(8): 串行音频2输出插头

图13.评估板CDB8422电路图(9): TDM插头

图14.评估板CDB8422电路图(10): CS8406和辅助TX

图15.评估板CDB8422电路图(11): USB和MCU

图16.评估板CDB8422电路图(12): 电源

图17.评估板CDB8422元件布局图

本站声明: 本文章由作者或相关机构授权发布,目的在于传递更多信息,并不代表本站赞同其观点,本站亦不保证或承诺内容真实性等。需要转载请联系该专栏作者,如若文章内容侵犯您的权益,请及时联系本站删除。
换一批
延伸阅读

9月2日消息,不造车的华为或将催生出更大的独角兽公司,随着阿维塔和赛力斯的入局,华为引望愈发显得引人瞩目。

关键字: 阿维塔 塞力斯 华为

加利福尼亚州圣克拉拉县2024年8月30日 /美通社/ -- 数字化转型技术解决方案公司Trianz今天宣布,该公司与Amazon Web Services (AWS)签订了...

关键字: AWS AN BSP 数字化

伦敦2024年8月29日 /美通社/ -- 英国汽车技术公司SODA.Auto推出其旗舰产品SODA V,这是全球首款涵盖汽车工程师从创意到认证的所有需求的工具,可用于创建软件定义汽车。 SODA V工具的开发耗时1.5...

关键字: 汽车 人工智能 智能驱动 BSP

北京2024年8月28日 /美通社/ -- 越来越多用户希望企业业务能7×24不间断运行,同时企业却面临越来越多业务中断的风险,如企业系统复杂性的增加,频繁的功能更新和发布等。如何确保业务连续性,提升韧性,成...

关键字: 亚马逊 解密 控制平面 BSP

8月30日消息,据媒体报道,腾讯和网易近期正在缩减他们对日本游戏市场的投资。

关键字: 腾讯 编码器 CPU

8月28日消息,今天上午,2024中国国际大数据产业博览会开幕式在贵阳举行,华为董事、质量流程IT总裁陶景文发表了演讲。

关键字: 华为 12nm EDA 半导体

8月28日消息,在2024中国国际大数据产业博览会上,华为常务董事、华为云CEO张平安发表演讲称,数字世界的话语权最终是由生态的繁荣决定的。

关键字: 华为 12nm 手机 卫星通信

要点: 有效应对环境变化,经营业绩稳中有升 落实提质增效举措,毛利润率延续升势 战略布局成效显著,战新业务引领增长 以科技创新为引领,提升企业核心竞争力 坚持高质量发展策略,塑强核心竞争优势...

关键字: 通信 BSP 电信运营商 数字经济

北京2024年8月27日 /美通社/ -- 8月21日,由中央广播电视总台与中国电影电视技术学会联合牵头组建的NVI技术创新联盟在BIRTV2024超高清全产业链发展研讨会上宣布正式成立。 活动现场 NVI技术创新联...

关键字: VI 传输协议 音频 BSP

北京2024年8月27日 /美通社/ -- 在8月23日举办的2024年长三角生态绿色一体化发展示范区联合招商会上,软通动力信息技术(集团)股份有限公司(以下简称"软通动力")与长三角投资(上海)有限...

关键字: BSP 信息技术
关闭
关闭